
Fellow
Department of Electronics and Telecommunications (DET)
PhD Student in Ingegneria Elettrica, Elettronica E Delle Comunicazioni , 35th cycle (2019-2022)
Department of Electronics and Telecommunications (DET)
Profile
PhD
Research topic
FPGA acceleration of algorithms for 5G networks and channel models
Tutors
Research presentation
Research interests
Biography
Link Layer Simulator" which was carried out in collaboration with TIM research labs. He is currently a doctoral student at the Department of Electronics and Telecommunication, Politecnico di Torino. His area of interest includes FPGA-based hardware acceleration, machine learning, and optimization for high-level synthesis designs.
Publications
Latest publications View all publications in Porto@Iris
-
Shah, NASIR ALI; Lavagno, Luciano; Lazarescu, Mihai T.; Quasso, Roberto; Scarpina, ... (2022)
FPGA Acceleration of 3GPP Channel Model Emulator for 5G New Radio. In: IEEE ACCESS, vol. 10, pp. 119386-119401. ISSN 2169-3536
Contributo su Rivista