Developement of New Place and Route Tools to improve Set Mitigation in ACTEL ProASIC FPGA Duration: 13 months (2019) Principal investigator(s): Luca Sterpone Contract type: Commercial Research Structures DAUIN - Department of Control and Computer Engineering Partners GINER ELECTROCHEMICAL SYSTEMS, LLC