Skip to main content
Development of new place and route tools to improve SET mitigation in Actel ProASIC FPGAs
Duration:
25/06/2015 - 24/06/2016
Principal investigator(s):
Contract type:
Commercial Research
Partners
- GINER ELECTROCHEMICAL SYSTEMS, LLC