Developement of New Place and Route Tools to improve Set Mitigation in ACTEL ProASIC FPGA Duration: 08/11/2018 - 30/11/2019 Principal investigator(s): Luca Sterpone Contract type: Commercial Research Structures DAUIN - Department of Control and Computer Engineering Partners GINER ELECTROCHEMICAL SYSTEMS, LLC
