Development of new place and route tools to improve SET mitigation in Actel ProASIC FPGAs Duration: 25/06/2015 - 24/06/2016 Principal investigator(s): Luca Sterpone Contract type: Commercial Research Structures DAUIN - Department of Control and Computer Engineering Partners GINER ELECTROCHEMICAL SYSTEMS, LLC
