Skip to main content
Colored NVM bitmap integration and validation in Aurix3G product family and A3G NVM Read Redundancy Analysis PBIST Concurrent Power Aware BIST Test Strategies enabling Minimal Pincount FE Insertion
Duration: 11/01/2023 - 30/09/2023
Principal investigator(s): Contract type: Commercial Research
Partners Infineon Technologies Italia s.r.l.
angle-down angle-left angle-right angle-up arrow-right calendar-plus calendar close download facebook filter-circle-xmark globe google_scholar info instagram link linkedin location mail mobile ondequadre orcid phone plus researchgate scopus search spinner telegram tiktok user-group user wechat whatsapp world wos youtube angle-down angle-left angle-right angle-up arrow-right calendar-plus calendar close download facebook filter-circle-xmark globe google_scholar info instagram link linkedin location mail mobile ondequadre orcid phone plus researchgate scopus search spinner telegram tiktok user-group user wechat whatsapp world wos youtube