Anagrafe della ricerca

With the advent of nanometric devices, the relevance of leakage power has grown tremendously. All technology roadmaps, as well as the results from advanced semiconductor labs indicate leakage as the real showstopper for the future generations of nanoelectronic circuits if proper counter-measures will not be taken. To be successful, and thus leading to the capability of fabricating chips with sub-65nm technologies, such counter-measures must be rooted in the design domain, as process improvement will not be sufficient to cope with the increased leakage currents in MOSFETs. In other terms, time has come for considering leakage reduction also a design problem, and not only a technology problem. CLEAN will contribute in a decisive way to the solution of the problem of controlling leakage currents in CMOS designs below 65nm, which is of strategic importance in the ASIC and SoC design landscape. The RandD effort will crystallize around the development of new leakage models for nanometric technologies usable at different levels of abstraction, from device to behavioral, innovative circuit and architectural solutions for efficient leakage management, novel methods and prototype EDA tools for automatic leakage minimization. Such methods and tools will be integrated into commercial EDA frameworks, thus providing comprehensive solutions for power-driven design. The CLEAN Consortium features the right mix of competence (semiconductor vendors, EDA vendors, research institutes) and the appropriate mobilization of resources to guarantee the successful achievement of all the project objectives. Tight links to on-going European projects targeting advanced silicon technology development (e.g., the NanoCMOS IP and its possible successor, PullNano) will guarantee synergy and convergence of objectives, towards the establishment of design capabilities that will be key for consolidating and growing the European competitiveness in the nanoelectronics business of the future.

• STMICROELECTRONICS S.R.L.